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Chapter 1. Introduction 
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1.1 Introduction of Silicon-on-Insulator MOSFETs 
 
Highly functional electronic devices are indispensable to the modern life [1], 
[2]. The requirements for functions of electronic devices are becoming more 
complicated year by year, and the improvement of their performances has been 
always expected [3]. In order to satisfy the requirements maintaining the size of 
electronic devices, very-large-scale integrated (VLSI) circuits mounted on 
electronic devices should increase their integration density without increasing 
their power consumption [4]. Accordingly, metal oxide semiconductor field effect 
transistors (MOSFETs) in VLSIs should scale down their size avoiding leakage 
current, and one of the techniques to satisfy the requirements for advanced 
MOSFETs is silicon-on-insulator (SOI) technology [5]. 
SOI technology is a technique for forming an oxide layer into the silicon 
substrate, and the oxide layer is called a buried-oxide (BOX) layer [6]–[8]. Fig. 
1-1 (a) shows the schematic cross-sectional views of conventional bulk 
MOSFETs and (b) SOI MOSFETs. In the SOI MOSFETs, the BOX layer 
provides the advantages over bulk MOSFETs in low-power, high-speed, and high 
voltage applications, because they can achieve low junction capacitance, low 
leakage current, highly robust breakdown voltage and soft error [9], [10] and 
excellent subthreshold slope (SS) [9]–[19]. 
The SS is one of the parameters that reflect the leakage current and indicates 
gate controllability of MOSFETs, and thanks to the BOX layers in SOI 
MOSFETs, the SSs in SOI MOSFETs are easily kept lower than those in 
conventional bulk MOSFETs. This advantage of lower SSs in SOI MOSFETs 
over conventional bulk MOSFETs are explained partially by these theoretical 
lower limit, and, the lower limits in bulk MOSFETs and those in SOI MOSFETs 
are derived and compared as follows: 
First of all, the expression of the theoretical lower limit of SSs in 











where kB, T, q, CGOX and CD are the Boltzmann constant, a device 
temperature, the elementary charge, a capacitance of gate oxide and a capacitance 
of the depletion layer, respectively, and this equation indicates that CD should be 
kept lower to minimize the SSbulk. These schematic views of capacitances are 
shown in Fig. 1-2 (a). 






where ε is the permittivity in a region between the plates, A is a area of each 
plates and d is the distance between the plates. As a result, the capacitance 
becomes small when ε is small and d is large. In estimation of CD using this 
equation, the value of ε is determined by the permittivity of silicon, and the value 
of d is determined by the thickness of depletion layer that depends on the dopant 
concentration in the silicon substrate. 
Meanwhile, to obtain the theoretical lower limit in long channel SOI 
MOSFETs, CD in (1) can be replaced by the series capacitance of the body region 
Cbody and the capacitance of the BOX layer CBOX as shown in Fig. 1-2 (b), and 







This capacitance can be easily kept lower than CD, in bulk MOSFETs and it 
can be explained by the differences in the structures of capacitances and in the 
scaling. Considering the structure, CBOX can be easily lower than CD, because the 
BOX layer has lower ε and larger d than the silicon region. The value of ε is 3.9 in 
the BOX layer, while it is 11.7 in the silicon region. Moreover, d in the BOX 
layer can be easily controlled by the BOX layer thickness. In addition to this, CSOI 
is the series capacitance of Cbody and CBOX. In general, the total capacitance 
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becomes lower when the capacitances are connected in series. Considering the 
scaling, CD increases with the scaling of MOSFETs, because reduction of its 
depletion layer thickness results from their increased dopant density [20]. It is 
indicated that the difference between CSOI and CD becomes significant when 
MOSFETs are scaled. As a result, theoretical lower limit of SS in SOI MOSFETs 









Consequently, this SSSOI can be kept lower than SSbulk, which indicates that 
the BOX layers contribute to the excellent SSs in the SOI MOSFETs. 
 
 
Fig. 1-1 Schematic cross-sectional views showing the structures of (a) bulk 












































1.2 Disadvantages due to BOX layers 
 
However, the BOX layers in the SOI MOSFETs provide several inherent 
disadvantages such as enhancement of drain-induced barrier lowering (DIBL) via 
BOX layers [16], [21]–[25]. This enhanced DIBL is the disadvantage that induces 
extra SS from theoretical SS [22]. This DIBL is induced by the electric flux from 
the drain to the body region passing through the BOX layers as shown in Fig. 1-3, 
and this flux lowers the barrier height along the SOI/BOX interface. This 
penetration of the electric flux results from a lack of the charge in the BOX layer, 
and thus this DIBL is one of the inherent disadvantages due to the BOX layer. 
The relation between the DIBL and the flux is discussed in Chapter 2 and 3, and 
several structures to suppress the DIBL are proposed in Chapter 5. 
In addition to the DIBL, the BOX layer provides another inherent 
disadvantages such as self heating effects (SHEs) [31], [32] which induced by low 
thermal conductivity of the BOX layer, and kink effect [27], [33] which induced 
by accumulation of impact-ionized carriers enhanced by the BOX layer. 
These disadvantages can be suppressed by improvement of the BOX 
structure, which take advantage of one of the fabrication method of SOI substrate. 
In general, there have been several methods to fabricate SOI substrates: 
UNIBOND substrates in which top and substrate silicon layers are formed 
separately, then are bonded with each other [34], epitaxial-layer-transfer 
(ELTRAN) substrates in which top silicon layers are formed using epitaxial 
growth [35], separation by implantation of oxygen (SIMOX) substrates in which 
the BOX layers are formed using implantation of oxygen ions [36]. The SIMOX 
substrates have an advantage that can easily form patterned BOX layers in the 
substrates, and to suppress the BOX related disadvantages, several structures with 
this advantage are discussed in Chapter 4. 
These disadvantages related to the BOX layers such as the BOX related 
DIBL, kink effect and SHEs are already known phenomena. However, 
investigation of detailed mechanism and evaluations of the magnitude of these 
disadvantages are insufficient, and the proposals of the solutions are also 
insufficient. Accordingly, I evaluate these BOX layer related disadvantages with 
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mainly focusing on the drawback of the DIBL, and address the proposals of 














Fig. 1-3.  Cross-sectional view of a SOI MOSFET in potential distribution and 
electric flux when strong flux passing from the drain to the body region via the 
BOX layers. Electric flux is shown with solid lies in the BOX layer, and the flux 




1.3 Objectives and Outline of the Thesis 
 
In this thesis, I focused on the BOX related disadvantages, and discussed 
their phenomena and countermeasure. Accordingly, there are two objectives in 
this thesis: one is the evaluation of the disadvantage due to the DIBL via BOX 
layers, and the other is proposal of new device structures to avoid the inherent 
disadvantages due to the BOX layers. In this thesis, I divided them into four 
chapters as shown in Fig. 1-4. 
The evaluation of the DIBL is described in Chapter 2 and 3. In Chapter 2, I 
visualized the electric flux distribution in the BOX layers using stream functions, 
and extracted the electric flux from the drain to the body region quantitatively for 
the first time. Moreover, I demonstrated the dependence of the amount of electric 
flux and SS on the BOX layers relative permittivity and thickness, and clarified 
the relevance of the flux and the DIBL. In Chapter 3, I expanded the discussion of 
the electric flux mentioned in Chapter 2, and developed a compact model of the 
electric flux from the drain to the body region in ground plane (GP) SOI 
MOSFETs [16], [37]–[39]. This model is based on the conformal mapping 
techniques [40]–[51], and it makes it possible to estimate the amount of the 
electric flux analytically. I demonstrated the validity of the model by comparing 
the amount of electric flux determined by the model and the amount extracted by 
device simulations. These comparisons are demonstrated in terms of the 
dependence the flux on the thickness of BOX layers, the permittivity in BOX 
layer, the thickness of SOI layers and the gate length. 
The proposals of new device structures to avoid the inherent disadvantages 
due the BOX layers are described in Chapter 4 and 5. In Chapter 4, I proposed 
heavily doped silicon between insulator (HDSBI) structures that have local BOX 
regions and additional doped silicon region, in which acceptors or traps are 
intentionally introduced. I demonstrated that HDSBI MOSFETs suppress of SCEs 
and kink effect, which are the disadvantage due to the BOX layer. In Chapter 5, I 
proposed L-shaped counter-doped source and drain (LCSD) structures that have 
counter doped regions under the source and drain regions. I demonstrated the 
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suppression of DIBL via BOX layers by the counter doped regions in the 
proposed structures, and also demonstrate that MOSFETs with the proposed 
structures have SSs as excellent as those in extremely thin SOI MOSFETs even 








Fig. 1-4 Schematic outline of the thesis.  
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Chapter 2. Quantitative Extraction of Electric 
Flux in the Buried-Oxide Layer and 







The evaluation of the DIBL is described in Chapter 2 and 3, and in this 
chapter, I extract electric flux in the buried-oxide (BOX) layer quantitatively. 
Silicon-on-insulator (SOI) technology has a number of advantages over 
conventional bulk technology, including low junction capacitance, minimal 
leakage current, high gate controllability and highly robust breakdown voltage [1], 
[2]. As a result, it can be used to efficiently reduce the gate length of MOSFETs 
[3] and has been widely adopted in the scaling of modern VLSI circuits. However, 
BOX layers in SOI MOSFETs have inherent disadvantages, such as low thermal 
conductivity [4], [5], trap state formation at the SOI/BOX interface [6]–[8] and 
enhanced drain-induced barrier lowering (DIBL) [9]–[14]. The author’s group 
previously focused on DIBL in relation to BOX layers [15] and reported that such 
lowering is suppressed by reducing the layer thickness TBOX [16]. The effects of 
electric flux detouring from the drain via the BOX layer were also discussed 
based on visualization with variations in the relative permittivity of BOX layers 
kBOX as well as TBOX [17]. Other researchers have also focused on DIBL in 
relation to the BOX layer, and the dependence of subthreshold slopes (SSs) on 
kBOX and TBOX has been approximately estimated [18]. The negative effects of 
drain electric field detouring through the BOX layer have also been reported [10]–
[14], while the results of other studies have indicated remarkable benefits from 
the reduction of the gate length LG achieved by field suppression due to thinning 
of the BOX layer in recent ultra-thin-body and BOX (UTBB) SOI MOSFETs [19], 
[20]. However, the amount of electric flux detouring from the drain to the body 
region via the BOX layer (referred to here for simplicity as detouring electric 
flux) and the relationship between this amount and the resultant DIBL have not 
been investigated quantitatively. One method of determining the exact amount of 
such flux is to quantitatively visualize flux lines so that their density is 
proportional to the extent of the flux. Although equipotential lines in devices have 
often been visualized in MOSFET fields [10]–[13], [21], exact visualization of 
precise electric field lines and electric flux lines perpendicularly intersecting 
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equipotential lines has been minimal except in previous papers by the authors [15], 
[17]. While some reports have covered the visualization of electric fields in BOX 
layers with lines visualized schematically [10], [11], [13], quantitative analysis of 
the field using schematically visualized images remains difficult. Meanwhile, 
plausible electric field lines have been visualized in some studies using a stream 
tracing technique [14], [22], but quantitative analysis using such lines is also 
difficult. This technique is an effective method for visualizing and estimating the 
destinations of lines approximately, but these lines are very sensitive to the 
arbitrary initial positions of streams, and their density does not indicate the 
amount of flux.  
Against such a background, numerically precise electric flux lines in the 
BOX layer were visualized in this study, and the amount of detouring electric flux 
was evaluated quantitatively for the first time using stream functions [23], [24] 
with focus on their dependence on kBOX and TBOX. Such precision in the 
estimation of flux is effective for discussing the influence of drain electric field 





2.2 Simulation Method and Device Structures 
 
The electrical characteristics of SOI MOSFETs were simulated using 
Synopsys’ Sentaurus TCAD (technology computer-aided design) software [25], 
while electric flux visualization and quantification were performed by calculating 
Sentaurus outputs using stream functions, and additional information on this 
simulator is described in the appendix. 
In this study, the electric flux density (rather than the electric field) in the 
BOX layer was visualized because it is directly determined by the electrical 











Table 2-1 Device parameters of MOSFETs. 
Parameter Symbol Value 
Physical gate length LG 100 nm 
Gate oxide thickness TGOX 1.3 nm 
SOI layer thickness TSOI 20 nm 
BOX layer thickness TBOX 10 – 119 nm 
Relative permittivity in BOX layer kBOX 1.0 – 11.9 
Acceptor density in SOI layer NA 1017 cm-3 
Acceptor density in GP substrate NAGP 1019 cm-3 
Donor density in drain/source region ND 1020 cm-3 




Table 2-1 shows the device parameters used in the simulations. To clarify the 
influence of the detouring electric flux separately from other effects, device 
structure features such as shallow junctions [26], halo doping [27], retrograde 
doping [28] and ground plane (GP) doping [20] were not used. In addition, the 
physical gate length LG, the SOI layer thickness TSOI, the gate dielectric thickness 
TGOX and the impurity concentrations NA and ND were fixed. In the simulation, LG 
and TSOI were assumed to be 100 and 20 nm, respectively, although both have 
been scaled down to less than 25 nm and around 5 nm, respectively, in advanced 
UTB SOI MOSFETs [3], [29] in which certain phenomena peculiar to ultra-thin 
films were remarkable: 1) mobility was degraded by surface roughness, confined 
acoustic phonons and Coulomb scattering [30], and 2) the threshold voltage was 
shifted as a result of quantum effects [31]. However, these complicated 
phenomena were suppressed in the present study to allow focus on the effects of 
detouring electric flux. Even though these phenomena were suppressed, the 
essential nature of the effects was not impaired in the MOSFETs used in this 
study because the ratio of LG to TSOI was maintained to approximately 5 in these 
transistors as in advanced UTB SOI MOSFETs. Additionally, in order to 
elucidate the behavior of electric flux in the BOX layer, wider ranges of kBOX and 
TBOX than those of modern UTB SOI MOSFETs [32] were chosen based on 
feasible substrates on which various advanced MOSFETs are fabricated. 
Silicon-on-quartz (SOQ) MOSFETs [33] can be seen as SOI MOSFETs with 
large TBOX values in terms of electrical characteristics, and such large values 
provide an advantage in terms of robust breakdown voltage in high-voltage 
applications [21]. In relation to kBOX, silicon-on-sapphire (SOS) [34] MOSFETs, 
silicon-on-diamond (SOD) [35] MOSFETs and silicon-on-nothing (SON) [36] 




2.3 Results and Discussion 
2.3.1 SOI MOSFETs without GP structures 
 
Figure 2-1 shows potential distribution in SOI layers, BOX layers and 
substrates along with electric flux lines in BOX layers and current flow lines in 
SOI layers to clarify the distribution of detouring electric flux. Each flux line 
indicates 5 pC/m. The gate voltage is set as 0 V to minimize its effect and 
maintain the influence of drain electric flux. These results indicate that large kBOX 
and TBOX values enhance detouring electric flux. When TBOX is 119 nm in Figs. 
2-1 (a) and (b), some flux reaches the body region detouring through the thick 
BOX layer rather than being terminated by the substrate. kBOX increases the 
number of whole electric flux lines from the drain but does not significantly affect 
their destinations (this is particularly seen in Figs. 2-1 (a) and (b)). The figures 
also show that when kBOX and TBOX become large, there is a close correlation 
between detouring electric flux and the current flow lines formed at the SOI/BOX 
interface. Consequently, to support the effective suppression of leakage current at 












Fig. 2-1 Cross-sectional views of SOI MOSFETs in potential distribution, current 
flow and electric flux when VG = 0 V with values of LG = 100 nm for (a) kBOX = 
1.0 and TBOX = 119 nm, (b) kBOX = 11.9 and TBOX = 119 nm, (c) kBOX = 1.0 and 
TBOX = 39 nm, and (d) kBOX = 11.9 and TBOX = 39 nm. Potential is indicated by 
colors, and current flow is shown with solid lines in SOI layers. Electric flux is 
shown with solid lines in BOX layers, and electric flux reaching the body region 
via BOX layers is shown with red lines.   
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Figure 2-2 shows the dependence of the amount of detouring electric flux on 
kBOX and TBOX. In actual application, the flux passing through the SOI/BOX 
interface as shown by the red lines in Fig. 2-1 was selected, and the amount was 
calculated quantitatively using stream functions. Figure 2-2 shows that the 
amount of detouring electric flux increases monotonically with respect to kBOX 
and TBOX, which confirms the tendency of the flux seen in Fig. 2-1. The 
enhancement of DIBL due to the presence of the thick BOX layer has already 
been reported [10]–[14], but this study represented the first quantification of the 
detouring electric flux that leads to leakage current in SOI MOSFETs: the flux 
lines normally intersect equipotential lines exactly, the line density is proportional 
to the amount of flux, and this amount can be calculated precisely using stream 






Fig. 2-2.  kBOX- and TBOX-related dependences of the amount of electric flux 




To elucidate the relationship between detouring electric flux and the resultant 
leakage current, DIBL and this flux were examined for various values of kBOX and 
TBOX as shown in Fig. 2-3. DIBL is defined as the difference between the barrier 
height when VD is 0.90 V and that when VD is 0.05 V along the SOI/BOX 
interface, as shown in Fig. 2-3 (a). It should be noted that the DIBL defined here 
is different from the other type often referenced in the semiconductor field, which 
is defined as the threshold voltage difference. In Fig. 2-3, DIBL is shown as 
conduction band energy instead of potential. Figure 2-3 (b) illustrates the 
dependence of DIBL on kBOX and TBOX. These figures indicate that DIBL 
increases more or less monotonically with respect to the two values. As a result, 







Fig. 2-3. (a) Conduction band energy distribution along the SOI/BOX interface 
when VG = 0 V. The drain voltages are set as 0.90 and 0.05 V. (b) The kBOX- and 
TBOX-related dependences of the difference between the conduction band energy 




















To examine how DIBL along the SOI/BOX interface affects MOSFET 
characteristics, the SS (which reflects the leakage current in MOSFETs) and its 
dependence on kBOX and TBOX were investigated as shown in Fig. 2-4. Figure 2-4 
(a) shows simulated SSs for MOSFETs with various values of kBOX and TBOX. In 
contrast, Fig. 2-4 (b) shows the theoretical lower limits of SSs in long-channel 
SOI MOSFETs as determined from the ratio of gate oxide capacitance, body 
capacitance and BOX capacitance [2]. 
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where kB is the Boltzmann constant, T is the temperature, q is the elementary 
charge, CB is the capacitance of the body region, COX is the capacitance of the 








Fig.  2-4. The kBOX- and TBOX-related dependences of (a) simulated SS, (b) 
theoretical long-channel SS, and (c) the difference between simulated and 






In Figs. 2-4 (a) and (b), all the other device parameters are the same as those 
in Table 2-1. To highlight the extra enhancement of SSs due to DIBL, Fig. 2-4 (c) 
shows the difference between the simulated SSs in Fig. 2-4 (a) and the theoretical 
lower limits of the SSs in Fig. 2-4 (b). It indicates that the dependence of the extra 
enhancement increases monotonically with kBOX and TBOX, and that such 
dependence is similar to that of DIBL as shown in Fig. 2-3 (b). The extra 
enhancement of SSs shown in Fig. 2-4 (c) and the amount of detouring electric 
flux in Fig. 2-2 also have similar dependences on kBOX and TBOX. 
In summary, the amount of detouring electric flux shown in Fig. 2-2, DIBL 
at the SOI/BOX interface in Fig. 2-3 (b), and the extra enhancement of SSs in Fig. 
2-4 (c) have similar dependences on kBOX and TBOX. These results indicate that 
when kBOX and TBOX become larger, flux detours from the drain to the body 
region via the BOX layer, then DIBL at the SOI/BOX interface increases, and 
subsequently a leakage current path is formed near the SOI/BOX interface, 




2.3.2 SOI MOSFETs with GP structures 
 
In the work detailed in the previous section, complicated doping profiles in 
devices including GP structures were avoided to help clarify the effect of drain 
electric flux. Nevertheless, regardless of drain electric flux-related relationships, 
the DIBL and SSs discussed in the previous section are valid and interesting if 
these structure features are applied. In particular, GP structures have especially 
strong effects on potential distribution in BOX layers due to their heavily doped 
substrate, and dramatically change the behavior of electric flux in such layers. To 
confirm the validity of the relationship, the electric characteristics of MOSFETs 
with GP structures were simulated under the conditions shown in Figs. 2–4 except 











Fig. 2-5. The kBOX– and TBOX–related dependencies of (a) the amount of electric 
flux from the drain to the body region through the BOX layer, (b) the amount of 
electric flux from the body to the substrate through the BOX layer, (c) the 
difference in the conduction band energy along the SOI/BOX interface when VD 
is 0.90 V and that when VD is 0.05 V, and (d) the difference between simulated 
and theoretical lower limit of SSs. 
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Figure 2-5 shows the kBOX- and TBOX-related dependences on the amount of 
electric flux, DIBL and SS differences. In SOI MOSFETs with GP structures, 
electric flux behavior can be explained in relation to the amount of electric flux 
passing from the drain to the body and from the body to the substrate. Fig. 2-5 (a), 
(b) and (c) demonstrate that when the BOX layer is thicker than around 50 nm, 
the flux from the drain to the body as shown in Fig. 2-5 (a) dominates the 
differences in conduction band energies as shown in Fig.2-5 (c), and conversely, 
when it is thinner than around 50 nm, this domination is suppressed, and the flux 
from the body to the substrate as shown in Fig. 2-5 (a) dominates the difference in 
Fig. 2-5 (c). The electric flux behavior here can be understood as follows: as the 
BOX layer becomes thinner, the electric flux from the drain reaches the substrate 
rather than the body more easily, and is enhanced by the GP structures’ lowering 
of substrate potential. Consequently, the amount of flux reaching the body 
decreases. In addition, as the BOX layer becomes thinner, flux from the body to 
the substrate is influenced more. 
Figure 2-5 (d) shows the difference between the simulated SSs of the SOI 
MOSFETs with GP structures and the theoretical lower limits of the SSs shown in 
Fig. 2-4 (b). This difference has a tendency similar to that of the conduction band 
energies shown in Fig. 2-5 (c): they have kBOX and TBOX dependence in high-TBOX 
regions, and weak kBOX dependence and strong TBOX dependence in low-TBOX 
regions. The SSs shown in Fig. 2-5 (d) are considered to result from the leakage 
current caused by the barrier lowering shown in Fig. 2-5 (c), and consequently 
have similar tendencies similar to those of the barrier lowering in Fig. 2-5 (c).  
The results obtained from SOI MOSFETs with GP structures as shown in Fig. 
2-5 can be summarized as follows: the SSs in Fig. 2-5 (d) are determined mainly 
by the flux from the drain shown in Fig. 2-5 (a), and this phenomenon is induced 
by the mechanism seen in SOI MOSFETs without GP structures despite the 
strong influence of such structures. 
Model-based facilitation of SSs evaluation helps to clarify how the flux 
affects electrical characteristics, and also supports the development of guidelines 
for device design optimization. Accordingly, a model explaining the kBOX- and 
TBOX-related dependences of the electric flux in SOI MOSFETs with GP 
28 
 
structures as shown in Fig. 2-5 (a) was created. Moreover, the model is expanded 
to achieve the SSs from the modeled flux, and the enhancement of SSs due to the 
flux is also modeled as shown in Fig. 2-5 (d). In the modeling of SOI MOSFETs 
with GP structures, the voltages in the gate, drain and substrate regions are 
assumed to be fixed. The modeling is performed using conformal mapping 
techniques. The formula is written as 
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ΔSSM: enhancement of SS due to the flux 
TOX: thickness of gate oxide layer 
kSOI: relative permittivity in SOI layer  
kOX: relative permittivity in gate oxide layer 
LG: gate length 
ND: donor concentration in the drain 
VD: applied voltage in the drain 
VG: applied voltage in the gate 
VB: applied voltage in the body 
T: device temperature 
a: fitting parameter 
ni: intrinsic carrier concentration  
kB: Boltzmann constant  





Fig. 2-6. Estimated enhanced SSs by the proposed model when T = 300 k and a = 
2.5: (a) kBOX- and TBOX- related dependence, (b) kBOX-related dependence 
observed when TBOX is 119 nm along with that of the simulated result, and (c) 





Figure 2-6 (a) shows the kBOX- and TBOX- related dependences of ΔSSM using 
parameter values in Table 2-1. The enhancement of SS estimated using the model 
as shown in Fig 2-6 (a) shows better agreement with that from the simulation 
shown in Fig. 2-5 (d). To compare these SSs in detail, the kBOX-related 
dependence seen when TBOX is 119 nm and the TBOX-related dependence seen 
when kBOX is 11.9 were evaluated using the model and using simulation, and the 
results are shown in Fig. 2-6 (b) and Fig. 2-6 (c), respectively. These figures 
demonstrate that the model appropriately reproduces the dependence of the 
increase of SSs on kBOX and TBOX, which indicates the enhancement of SSs are 





In this study, electric flux in dielectric regions of electron devices was 
quantitatively examined using stream functions for the first time ever. Electric 
flux lines intersecting equipotential lines normally were accurately visualized 
with a density proportional to the amount of electric flux. This allowed 
investigation of the kBOX- and TBOX-related dependences of electric flux detouring 
from the drain to the body region via the BOX layer, DIBL at the SOI/BOX 
interface and SSs. The simulation results indicated that detouring electric flux 
causes DIBL at the SOI/BOX interface and that DIBL enhances SS in SOI 
MOSFETs. The relationships linking flux, DIBL and SSs were also confirmed for 
SOI MOSFETs with GP structures. A compact model based on the flux for the 
enhanced SSs in SOI MOSFETs with such structures was also proposed, and 
produced SSs showing good agreement with simulated values. This agreement of 
SSs confirms that the enhancements of SSs in short channel SOI MOSFETs are 
induced by the drain electric flux detouring through the BOX. The findings of this 
study are expected to be useful in design of SOI MOSFETs and advanced SOQ, 
SOS and SON MOSFETs. 
To improve the usability of the findings in this chapter, the compact model 
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Chapter 3. A Modeling of Drain Electric Flux 
Passing through the BOX layer in Subthreshold 








In the previous chapter, I extracted amounts of electric flux via BOX layers, 
and discussed its effects on MOSFET characteristics. In this chapter, I develop a 
model of this flux. 
Silicon on insulator (SOI) technology contributes significantly to MOSFET 
scaling, which is essential in improving the electrical performance of 
very-large-scale integration (VLSI). Related advantages over conventional bulk 
technology owing to the use of buried-oxide (BOX) layers include low junction 
capacitance, minimal leakage current, high gate controllability, high robust 
breakdown voltage and high radiation hardness [1]–[3]. However, BOX layers are 
also associated with the disadvantages of low thermal conductivity [4], [5], trap 
generation at the SOI/BOX interface [6], [7] and leakage current enhanced by 
drain-induced barrier lowering (DIBL) [8]–[17]. This BOX layer-related DIBL 
originates from electric flux or electric field detouring from the drain to the body 
region via the BOX layer [8]–[17] as mentioned in previous chapter. However, 
the amount of flux involved has not yet been clarified, and modeling for 
clarification has also been minimal. Some reports have addressed the use of 
conformal mapping techniques to model MOSFET electrical parameters such as 
parasitic capacitance, potential, subthreshold current and electric field, and these 
can be classified into several types based on conformal mapping shapes as 
detailed below. 
Figure 3-1 (a) shows conformal mapping on two boundaries with an angle of 
90 degrees between them and mapping for side-wall analysis [18]–[20]. Figure 
3-1 (b) shows L-shaped conformal mapping regions used for analysis of 
parameters such as gate/drain parasitic capacitance [21], [22]. Figure 3-1 (c) 
shows a box-shaped conformal mapping region used for analysis of electrical 
characteristics in double-gate MOSFETs [23]–[25]. Figure 3-1 (d) shows a 
U-shaped conformal mapping region used for analysis of electrical characteristics 
in planar or fin FETs [26]–[29]. Figure 3-1 (e) shows conformal mapping using 
boundaries along a straight line as used for analysis of fringe capacitance [30]. 
Figure 3-1 (f) shows conformal mapping using boundaries along two parallel lines 
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as used for analysis of fringe capacitance in the BOX layer [10], [31]. However, 
these previous studies included little analysis of BOX layer-related characteristics, 
and the parameters of both the BOX layer and the SOI layer were not considered 
together. Against such a background, this study involved the investigation of a 
model of drain electric flux detouring through the BOX layer in the subthreshold 
region of ground-plane (GP) [32]–[34] SOI MOSFETs. The model involves a 
unique conformal mapping shape (Fig. 3-1 (g)) that provides advantages over the 
approaches reported in previous papers, including consideration for the 
parameters of both the BOX and SOI layers at the same time. The model can be 
set with different permittivity levels for each layer to support such simultaneous 
consideration, making it applicable not only to SOI MOSFETs but also to other 
MOSFETs on insulators with various permittivity levels, including 
silicon-on-sapphire (SOS) [35], [36], silicon-on-diamond (SOD) [37] and 













A typical path of electric flux passing from the drain to the body via the 
BOX layer in the subthreshold region of a GP SOI MOSFET is shown in Fig. 2, 
and the amount of such detouring flux was modeled in this study. When the 
device operates in the saturation region, electric flux is terminated to numerous 
carriers in the body region. In contrast, when the device operates in the 
subthreshold region, there are few carriers in the body region and most of the flux 
directly reaches the gate to which a low voltage is applied. Accordingly, the 
amount of the flux passing from the drain to the body in this study was assumed 
to be the same as that from the drain to the gate. The model was used to estimate 
this amount passing via not only the BOX layer but also via the SOI and gate 






Fig. 3-2.  Typical cross-sectional view of a SOI MOSFET in potential 
distribution and electric flux when strong flux passing from the drain to the body 
region via the BOX layer is detected. Electric flux is shown with solid lines in the 





3.2.1 Approximation for modeling 
 
To model drain electric flux amounts in SOI MOSFETs using conformal 
mapping as shown in Fig. 3-3 (a), three approximations are applied to MOSFETs: 
1) the charge in the SOI layer is ignored, 2) there is homogenization of 
permittivity in the whole analysis region, and 3) the source region is ignored and 
the electrode shape is simplified. 1) and 2) are necessary to approximate Poisson’s 
equation as Laplace’s equation , which can be solved analytically using the 
conformal mapping. 3) is an approximation to simplify the shape of the mapping, 
and as a result, the gate, drain and substrate boundaries are taken into 
consideration in the model. The final approximated structure and these boundaries 
are summarized in Fig. 3-3 (b). In particular, the approximation in 2) is realized 
by varying the effective thickness of the layer depending on permittivity. 
 
ε!"#$#%&' → ε!""#$%&!, (A.1) 




∙ ∆y!"#$#%&', (A.3) 
 
where ε!"#$#%&' is the level of permittivity before approximation,   ε!""#$%&! 
is that after approximation, ∆y!"#$#%&' is the thickness before approximation, and  
∆y!""!#$%&! is that after approximation. The pre- and post-approximation generated 















The permittivity of the SOI layer ε!"# is set as per the permittivity in the 
BOX layer ε!"# , and the original SOI thickness T!"#  is converted to the 
effective SOI thickness T!"#$ using these permittivity values. 
 




∙ T!"#. (A.7) 
 
The permittivity of the gate oxide ε!"# is set to ε!"#, and the effective gate 





∙ T!"#. (A.8) 
 
These approximations become valid when the following conditions are met 
in the SOI MOSFET: 1) operation takes place in subthreshold regions, where the 
charge in the body is negligible, 2) ε!"# is close to ε!"# because the error 
caused by the approximation of T!"# to T!"#$  is large when the difference 
between ε!"# and ε!"# is large, 3) the ratio of the BOX thickness T!"# to 
T!"# is large enough to allow the effect of the drain/body interface to be ignored, 




Fig. 3-3.  Schematic views of SOI MOSFETs (a) before approximation and (b) 
after approximation with boundaries considered. The boundaries are shown by 
thick lines.  
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3.2.2 Electric flux analysis using conformal mapping 
 
The potential and the related stream function of Laplace’s equation in 
Cartesian coordinates can be derived analytically using conformal mapping. To 
perform such mapping, the x and y coordinates of complicated boundaries in the 
analyzed region are assigned to real and imaginary parts of the complex number z, 
respectively, as shown in Fig. 3-4 (a), and the stream function u and the potential 
v in simple boundaries are assigned to real and imaginary parts of the complex 
number w, respectively, as shown in Fig. 3-4 (c). These complex numbers are 
associated with the complex parameter ζ, which has a real part ξ and an imaginary 
part η as shown in Fig. 3-4 (b), and the assignment between z and ζ and w and ζ is 
derived via conformal mapping. In this study, four boundaries (for the gate, upper 
drain, lower drain and substrate) were considered as shown in Fig. 3-4 (a), and for 
each boundary, a w plane can be defined as shown in Fig. 3-4 (c). 
In each w plane for each boundary, the stream function and potential are 
derived from the applied voltage individually, and in order to model the drain 








Fig. 3-4.  Schematic views of complex planes in (a) the z plane, (b) the ζ plane, 
and (c) the w plane.  
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3.2.3 Relationship between the z and ζ planes 
 
Schematic views of the z and ζ planes are shown in Fig. 3-5. To derive the 
relationship between them, dz dζ  formulated using Schwarz-Christoffel 




= a! ∙ ζ− ζ!
!!!! ∙ ζ− ζ!
!!!! ∙ ζ− ζ!
!!!!   





where a!  is a proportionality coefficient and z is formulated using partial fraction 




∙ dζ  






∙ dζ  
      = !!
!!!!!
∙ ζ! − ζ! ∙ ln ζ− ζ! + ζ! − ζ! ∙ ln ζ− ζ!      
      +b! (C.2) 
 
where b! is a constant of integration. The ∆z! and ∆z! shown in Fig. 3-5 















∙ dζ  !!   


















∙ dζ  !!   
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where ∆z! and ∆z! in the z plane correspond to half the clockwise contour 
integration of dz/dζ at ζ! and ζ! in the ζ plane, respectively. The value of az 
determines the rotation and magnification of the z plane, and bz determines the 
parallel displacement of the z plane. In the z plane, only the ratio of ∆z! to ∆z! 






b! = 0. (C.6) 
 
In the ζ plane, only the ratio among ζ!, ζ! and ζ! is also important, and 
one of ζ! , ζ!  and ζ!  can be determined arbitrarily, and ζ!  can be set as 
follows: 
 
ζ! = 0. (C.7). 
 











As shown in Fig. 3-5 (a), ∆z!and ∆z!  are equal to the difference of 











= +∆𝑦!, (C.11) 
 
where ∆𝑦! and ∆𝑦! are imaginary part of ∆z!and ∆z! respectively. The 
relationship between the z and ζ planes is derived by inserting (C.5), (C.6), (C.7), 
(C.10) and (C.11) are inserted into (C.2) as follows: 
 













Fig. 3-5.  Schematic views of the relation ships between (a) the z plane and (b) 




3.2.4 Relationship between the w and ζ planes 
 
Schematic views of the w and ζ planes for the lower drain are shown in Fig. 
3-6. In the ζ plane as shown in Fig. 3-5 (b), the boundary of the lower drain is 
located in the middle of the plane. Accordingly, two corners need to be taken into 
account in Schwarz-Christoffel transformation, and to derive the relationship 




= a! ∙ ζ− ζ!
!!!! ∙ ζ− ζ!
!!!!   





where a! is a proportionality coefficient and w is formulated using partial 




∙ dζ  






∙ dζ  
          = !!
!!!!!
∙ −ln ζ− ζ! + ln ζ− ζ! + b!,   (D.2) 
 
where b! is a constant of integration. The ∆w! shown in Fig. 3-6 (a) is 
derived using Cauchy's integral formula, and ∆w!  corresponds to half the 







∙ dζ  !!   







∙ dζ  !!   







Here, ∆w! is equal to the difference of w between the boundaries of lower 
drain and the gate as shown in Fig. 6 (a), and it can be written as follows: 
 
∆w! =   𝑖 v! − v!  (D.4) 
 
where v! and v! are the applied voltages in the lower drain and the gate, 













∙ −ln ζ− ζ! + ln ζ− ζ! + b!. (D.6) 
 





∙ −ln ±∞ + ln ±∞ + b!. (D.7) 
 
This equation can be simplified as follows: 
 
b! = w∓!. (D.8) 
 
Here, w∓! can be replaced by the imaginary part of w∓! as shown in Fig. 
6 (a), and it can be written as follows: 
 




The b! can be erased with the insertion of (C.7), (C.10) and (D.9) into 
(D.6), and the relationship between the w and ζ planes in the lower drain is 




∙ −ln ζ− ζ! + ln ζ− ζ! + i ∙ v!  




















3.2.5 Capacitance and electric flux 
 
The capacitance and electric flux between the boundaries can be derived 
from the inter-boundary stream function. First, the capacitance C!"  between 







where Q! is the charge in electrode α and v! is the voltage in electrode β 
as shown in Fig. 3-7 (b). The amount of charge can be derived from the product of 
the permittivity ε and the electric force line amount as derived from the difference 
in the stream function u between two points as shown in Fig. 3-7 (c).  
 
Q! = −ε ∙ u!!"#$% − u!!"#$ . (E.2) 
 
Here, the real part of w is the stream function, and the charge in the gate can be 
derive from the difference between the stream functions when ζ in (D.10) are ∞ and ζ!, 
because the gate is assigned between ζ! and ∞ on the ζ plane as shown in Fig. 
3-5 (b). 
 
Q!" = ε ∙ Re w ∞ −w ζ!   
              = ε ∙ Re w ∞ −w ∆𝑦!   









              = !
!
∙ Re ln 1+ ∆!!
∆!!
∙ v! − v!   
              = !
!
∙ ln abs 1+ ∆!!
∆!!





Here, ∆y! and ∆y! can be taken as the BOX thickness TBOX and the sum 
of the effective SOI thickness 𝑇!"#$  and the effective gate oxide thickness 
𝑇!"#$, which is based on ε!"# as shown in Fig. 3-3 (b), respectively. 
 
∆y! = T!"#, (E.4) 
∆y! = T!"#$ + T!"#$. (E.5) 
 








∙ T!"#. (E.6) 
 
Q!" can be simplified by inserting (E.4) and (E.6) into (E.3), and ε in (E.3) is 











v! − v! . (E.7) 
 
Here, the amount of electric flux between the boundaries is equal to the 
amount of charge in the boundary. Consequently, this is the model equation for 
the electric flux between the lower drain and the gate, which is assumed to be 
equivalent to that between the lower drain and the body. In addition, the model of 
capacitance between the lower drain and the gate can be derived using Q!", and 
Q!" and the voltage between the gate and lower drain v!" are substituted into Q! 
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Fig. 3-7.  Schematic views of (a) electrodes, (b) potential distribution and (c) 





3.3 Verification of Model Validity 
 
To verify the validity of the model, the amount of electric flux running from 
the drain to the body via the BOX layer was extracted using device simulation and 
compared with the amount of flux determined using the model equation (G.10). 
The former was extracted by calculating the difference between the amounts of 
electric flux passing through the body/SOI interface when vd was 0.0 V and 1.0 V. 
The fluxes for each vd value were determined using the stream function calculated 
from simulation results obtained using TCAD Sentaurus [41]. In this simulation, 
TGOX, vb, the acceptor density in the SOI layer, the acceptor density in the 
substrate and the donor density in the drain/source regions were set to 1 nm, 0.0 V, 
1017 cm-3, 1019 cm-3 and 1020 cm-3, respectively. The gate voltage was assumed to 
be in the subthreshold region and set to 0.0 V. In addition, to cancel out the error 
caused by approximation in the model, a fitting parameter b was added to the 
electric flux determined using the model. 
Figure 3-8 shows the εBOX- and TBOX-related dependences of the electric flux 
calculated using the model and the simulation when LG, TSOI and b were 100 nm, 
5 nm and -2.5 × 10-11 C/m, respectively. The εBOX values were varied from 1 to 
11.9 to incorporate permittivity in SON, SOS, SOD and silicon. Comparison of 
the dependence of the electric flux determined using the model on εBOX and TBOX 
as shown in Fig. 3-8 (a) and the simulation dependence as shown in Fig. 3-8 (b) 
indicates a similar tendency. For more precise comparison of these results, Fig. 
3-8 (c) shows the dependences on TBOX when εBOX was 11.9, and Fig. 3-8 (d) 
shows the dependences on εBOX when TBOX was 119 nm. These dependences are 













Fig. 3-8.  The εBOX- and TBOX-related dependences of electric flux as calculated 
using (a) the model and (b) simulation. (c) Comparison of TBOX-related 
dependences of flux based on the model and simulation results for an εBOX value 
of 11.9. (d) Comparison of εBOX-related dependences of flux based on the model 




To demonstrate the validity of the model from another aspect, Fig. 3-9 shows 
the TSOI- and TBOX-related dependences of the electric flux calculated from the 
model and from simulation when LG and b are 100 nm and - 2.0 × 10-11 C/m, 
respectively. Comparison of the dependence of the electric flux from the model 
on εBOX and TBOX as shown in Fig. 3-9 (a) and from simulation as shown in Fig. 
3-9 (b) also shows a similar tendency. For more detailed comparison of these 
results, Fig. 3-9 (c) shows the dependences on TBOX when TSOI is 20 nm, and Fig. 
3-9 (d) shows the dependences on TSOI when TBOX is 120 nm. This TSOI 
dependence as shown in Fig. 3-9 (d) demonstrates close agreement with the 
values obtained from the model and the simulation. However, the dependence on 
TBOX as shown in Fig. 3-9 (c) is different from that obtained with the model and 
with simulation when TBOX becomes smaller. This is because approximation 













Fig. 3-9.  The TSOI- and TBOX-related dependences of electric flux calculated 
using (a) the model and (b) simulation. (c) Comparison of TBOX-related 
dependences of flux based on the model and simulation when TSOI is 20 nm. (d) 
Comparison of TSOI-related dependences of flux based on the model and 




The insufficiency of the model’s validity is also observed from the LG- and 
TBOX-related dependences of the electric flux. Figure 3-10 shows the dependences 
calculated from the model and from simulation when TSOI and b are 5 nm and 
-1.75 × 10-11 C/m, respectively. Comparison of the dependence of the electric flux 
from the model as shown in Fig. 3-10 (a) and from simulation as shown in Fig. 
3-10 (b) shows quite different characteristics for small LG values. For more 
detailed comparison of these results, Fig. 3-10 (c) shows the dependences on TBOX 
when LG is 100 nm, and Fig. 3-10 (d) shows the dependences on LG when TBOX is 
30 nm. In the dependence determined with the model, the amount of flux is 
constant when TBOX is constant. The source structure is also not considered in the 
model, and the dependence on LG is not included. In contrast, in the dependence 
determined from simulation, the amount of flux decreases when LG becomes 
smaller because the electric flux reaches the source rather than the body as the 
distance between the drain and source decreases due to the scaling of LG. The 
difference between the model and simulation results observed here indicates that 
the model is not sufficiently valid when the effect of the source on the drain is 
larger, and this influence is remarkable when TBOX is large. However, this lack of 
validity is not expected to be a serious problem for the SOI MOSFETs widely 
used today because both LG and TBOX are usually scaled at the same time, and 













Fig. 3-10.  The LG- and TBOX-related dependences of electric flux calculated 
using (a) the model and (b) simulation. (c) Comparison of TBOX-related 
dependences of flux based on the model and simulation when LG is 100 nm. (d) 
Comparison of LG-related dependences of flux based on the model and simulation 






In this study, the amount of electric flux passing from the drain to the body 
via the BOX layer in the subthreshold region of GP SOI MOSFETs was modeled 
using conformal mapping, and the capacitance between the drain and the gate was 
modeled. The modeled flux amounts were compared with those of simulation, and 
the validity of the model was examined. The results showed close correspondence 
between the model and simulation fluxes with rational approximations of the 
model, which indicates that flux amounts can be estimated using this approach. 
The model can be applied not only to SOI MOSFETs but also to advanced 
MOSFETs, which have various levels of permittivity in their insulator layers. As 
a result, it can be applied to determine BOX-related characteristics in DIBL and in 
the parasitic capacitance of these MOSFETs. The model is therefore expected to 
be useful in design of SOI MOSFETs and other advanced MOSFETs such as 
SON, SOS and SOD types. 
In addition to the evaluation of BOX related disadvantages described in 
Chapter 2 and 3, to suppress the disadvantages new device structures are proposed 
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Chapter 4. Improvement of Electrical 
Characteristics of Local BOX MOSFETs by 







To overcome the inherent disadvantages due to the buried-oxide (BOX) layer, 
in this chapter, I improve the electrical characteristics of local BOX MOSFETs by 
using heavy doping between the local BOX regions. 
Silicon-on-insulator (SOI) technology is suitable for shrinking gate length 
(LG), reducing short-channel effects (SCEs) [1] and achieving high drivability and 
low standby power consumption. However, it has a number of inherent problems 
related to BOX layers as follows: 1) the low thermal conductivity of BOX layers 
induces self-heating effects (SHEs) [2], as manifested by the degradation of 
carrier mobility; 2) the excess carriers generated by impact ionization are blocked 
by BOX layers, driving parasitic bipolar transistors and inducing latch-up of 
CMOS circuits [3] which is known as kink effect; and 3) drain coupling to the 
channel through the BOX layer [4], [5] enhances drain induced barrier lowering 
(DIBL) [6], [7]. 
To overcome these problems, several types of local BOX MOSFETs in 
which the BOX layers under the gate oxide were removed and replaced by silicon 
have been proposed [11]–[16]: 1) Drain-source-on-insulator (DSOI) MOSFETs 
were reported as being able to suppress SHEs and the kink effect through a local 
BOX structure as no oxides are present under the channels, although DSOI 
MOSFETs and their advantage have been reported only in long channel regions 
[11], [12]. 2) Quasi-SOI MOSFETs were reported as structures capable of 
preventing SCEs and DIBL using a complicated local BOX structure with 
L-shaped BOX layers, although the mechanism of SCEs prevention has not been 
discussed sufficiently [13], [14]. 3) Localized-SOI MOSFETs, which also have 
L-shaped BOX layers, were reported as suitable for analog/RF application. These 
MOSFETs have heavily doped regions under their channels. However, heavy 
doping was not focused on in these MOSFETs, and even the doping concentration 
in the region was not shown [15]. 4) BSPIFET MOSFETs were reported with 
simulated results. The dependence of MOSFET characteristics on the width of 
block oxide in prominent regions of L-shaped BOX was discussed, but their 
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scaling limit was not addressed [16]. In these previous works, the BOX layers 
were improved to enhance the electrical characteristics using local BOX regions, 
but the improved local BOX regions have disadvantages due to the complicated 
structures, which become significant in the fabrication process. In addition, the 
mechanism behind gate controllability and potential distribution in local BOX 
MOSFETs, as well as the scaling limit of gate length shrinkage by subthreshold 
slopes (SS), have not been discussed sufficiently, and these papers did not focus 
on a heavy doping technique for SCEs prevention. To discriminate between the 
MOSFETs listed above and those to be proposed below, I refer to these local 
BOX MOSFETs as silicon-between-insulator (SBI) MOSFETs, which have 
silicon regions between local BOX regions. 
The SBI MOSFETs with L-shaped BOX listed above in 2) –4) efficiently 
enhance the electrical characteristics. However, they require complicated BOX 
structures, which increase manufacturing costs due to the complicated process 
involved. As a low-cost method of semiconductor production is desirable, simply 
structured BOX to enhance the electrical characteristics is required for integrated 
MOSFETs. Accordingly, I attempt to enhance the electrical characteristics in SBI 
MOSFETs using simple structures that combine local BOX with additional doped 
regions. The doped regions are considering two types of dopants. One is high 
density acceptor often used in ground plane [17], halo [18] and retrograde channel 
structures [19], and it is expected to improve the SSs characteristics. The other is 
high-density traps induced by the crystal defects, and they are expected to 
suppress kink effect. I refer to the MOSFETs with additional doped regions as 
heavily doped SBI (HDSBI) MOSFETs. The potential distributions in HDSBI 
MOSFETs are controlled by their heavily doped acceptors, which can improve the 
gate controllability, and the excess carrier induced by the impact ionization is 
reduced by their heavily doped traps. The HDSBI MOSFETs have simple 
structures with heavy doped regions between local BOX regions, and can be 
fabricated more easily than L-shaped BOX MOSFETs while maintaining the SHE 




4.2 Device Structure and Simulation Method 
 
I simulated the electrical and thermal characteristics of SOI MOSFETs, SBI 
MOSFETs and HDSBI MOSFETs. In this study, I chose DSOI MOSFETs as 
typical SBI MOSFET structures to elucidate the suppression of SCEs by heavily 
doped impurities. The structures of SOI, SBI and HDSBI MOSFETs are shown in 
Figs. 4-1 (a), (b) and (c). SBI MOSFETs suppress SHE by simple local BOX 
structure, and in addition, HDSBI MOSFETs have SBI regions, in which heavily 
doped acceptors are introduced to suppress SCEs, or heavily doped traps are 
introduced to prevent kink effect. 
 
 
Fig. 4-1  Schematic cross-sectional views showing the structures of (a) SOI 





























I simulate n-channel MOSFETs for each structure. The dopant densities are 
selected as 1016 cm-3 for acceptors in channels and substrates, 1020 cm-3 for donors 
in source or drain regions. In addition, in SBI regions, the density of 1020 cm-3 is 
assumed for heavily doped acceptors, and the carrier recombination rate of 10-5 
cm-3/s is assumed for heavily doped traps. The details of the device parameters are 
shown in Table 4-1. The gate oxide thickness is set as 1.0 nm, and work function 
differences are set to zero for simplicity because they can be changed by selecting 
gate materials if necessary, though they are important in determining VTH. In this 
study, I do not apply the lightly doped drain (LDD) technique [21] to the 
MOSFETs to clarify the effect of heavy doping between insulators separately 
from the effect of LDD, though the LDD technique has been proven to be 
effective in improving electrical characteristics and has been widely used for 
short-channel MOSFETs. 
The electrical and thermal characteristics of SOI, SBI and HDSBI MOSFETs 
are simulated using Synopsys Sentaurus TCAD [22] while considering 
Hydrodynamic model [23] for energy transport and lattice temperature, Density 
gradient model [24], [25] for quantum effects, Schenk model [26] for 
band-to-band tunneling, Van Overstraeten-de Man model [27] for impact 
ionization, and Fermi statistics for carrier densities. I also consider mobility 
models for surface scattering, temperature dependence, impurity scattering, 
carrier-carrier scattering and high field saturation. 
 




4.3 Improvement of Subthreshold Characteristics 
 
Figures. 4-2 – 4-4 plot subthreshold slope (SS) and threshold voltage (VTH) 
vs. gate length (LG) when TSOI = 10, 20 and 30 nm, respectively. To improve 
subthreshold characteristics in the HDSBI MOSFETs, the heavily doped 
acceptors are introduced to the SBI regions in this chapter. As LG shrinks, SS is 
increased by SCEs, and in this chapter, LLIM is defined as the LG when SS exceeds 
90 mV/dec. to investigate the scaling limit of MOSFETs. The result when TSOI = 
10 nm is shown in Fig. 4-2. LLIM is 84 nm in SBI MOSFETs, 39 nm in SOI 
MOSFETs and 20 nm in HDSBI MOSFETs. This result demonstrates that HDSBI 
MOSFETs effectively suppress SCEs in short channel regions, though they have 
higher SS in SOI MOSFETs in long channel regions. Figure 4-3 shows the 
characteristics seen when TSOI reaches 20 nm; LLIM is 110 nm in SBI MOSFETs, 
73 nm in SOI MOSFETs and 30 nm in HDSBI MOSFETs. Figure 4-4 shows the 
characteristics seen when TSOI is 30 nm; LLIM is 130 nm in SBI MOSFETs, 105 
nm in SOI MOSFETs and 42 nm in HDSBI MOSFETs. These results also 
demonstrate that LLIM in HDSBI MOSFETs is the smallest, which indicates that 





Fig. 4-2  Subthreshold slope (SS) and threshold voltage (VTH) as a function of 
gate length (LG) when TSOI is 10 (nm) for SOI, SBI and HDSBI MOSFETs. 
 
Fig. 4-3  Subthreshold slope (SS) and threshold voltage (VTH) as a function of 
gate length (LG) when TSOI is 20 (nm) for SOI, SBI and HDSBI MOSFETs. 
 
Fig. 4-4  Subthreshold slope (SS) and threshold voltage (VTH) as a function of 
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Figures 4-2 – 4-4 demonstrate that SS degradation in short channel regions 
causes an increase in LLIM, and the dependence of LLIM on TSOI is shown in Fig. 
4-5. Figure 4-5 demonstrates that LLIM vs. TSOI in HDSBI MOSFETs shows lower 
slopes than that in SOI and SBI MOSFETs, which indicates that the superiority of 
HDSBI MOSFETs becomes more remarkable as TSOI increases. This result 
demonstrates that HDSBI MOSFETs can prevent SCEs efficiently even when 
TSOI reaches 20 nm or 30 nm, as well as when it is 10 nm. This is favorable for the 
fabrication process because the reduction of TSOI induces the enhancement of 
source/drain parasitic resistance [28] and enhances the deviation of characteristics 








The results of LG vs. SS, VTH shown in Figs. 4-2 – 4-4 can be explained 
using potential distributions and current flows when threshold voltages are 
applied to the gate. In these figures, current flows are represented by solid lines, 
and saddle points of potentials are marked with open circles. In general, current 
flows are formed around the position with the lowest barrier height, which 
indicates formation at a saddle point of potential. Accordingly, it is necessary to 
keep the saddle point in proximity to the gate electrode to improve gate 
controllability. The gate controllability of the MOSFETs is elucidated by Figs. 
4-6 – 4-8, which illustrate the potential distribution and current flow lines in 
MOSFETs when the threshold voltage is applied to the gate and LG = 40 nm. 
First of all, the visualized potential distribution at TSOI of 10 nm is shown in 
Fig. 4-6. In SOI MOSFETs, as shown in Fig. 4-6 (a), the saddle point of potential 
is pulled into a BOX region by the drain electric field, which penetrates the BOX 
region. Consequently, the saddle point and current flows are formed at a distance 
from the gate. However, the current flows at the SOI/BOX interface rather than 
through the saddle point in the BOX region. In SBI MOSFETs, as shown in Fig. 
4-6 (b), the saddle point is formed at the silicon region between local BOX layers, 
and in contrast to SOI MOSFETs, current flows are spread widely in the silicon 
parts between the BOX regions due to the removal of BOX regions under the gate, 
which degrades gate controllability. However, in HDSBI MOSFETs, as shown in 
Fig. 4-6 (c), the saddle point is pushed into the gate by the heavily doped silicon 
region, and the current then flows at the GOX/SOI interface. These results show 
that current flows in HDSBI MOSFETs are formed closer to the gate than in SOI 






Fig. 4-6 Potential distribution and current flow lines when LG = 40 (nm) and TSOI 
= 10 (nm) for (a) SOI MOSFETs, (b) SBI MOSFETs and (c) HDSBI MOSFETs. 
The current flows between drain and source are indicated by solid black lines, 
potential contour lines are indicated by solid gray lines, and the saddle points of 
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The visualized potential distributions in larger TSOI regions are shown in Figs. 
7 and 8. In SOI MOSFETs, as shown in Figs. 4-7 (a) and 4-8 (a), the saddle point 
when TSOI is 15, 20 nm is formed in the BOX region and current flow lines are 
formed at the SOI/BOX interface for the same reason as that for TSOI of 10 nm. 
The distance between the GOX and current flow lines at the SOI/BOX interface 
therefore depends on TSOI, with a thicker TSOI bringing degradation of 
subthreshold slopes. 
In SBI MOSFETs, as shown in Figs. 4-7 (b) and 4-8 (b), the saddle points 
are formed in the silicon region between local BOX layers as in Fig. 4-6 (b) when 
TSOI is 10 nm. The distance between the GOX and the saddle point increases with 
TSOI thickness, and current flow lines are formed just around the saddle point, 
which is farther than in SOI MOSFETs. SS in SBI MOSFETs therefore depends 
on TSOI, and becomes higher than in SOI MOSFETs. 
In HDSBI MOSFETs, as shown in Figs. 4-7 (c) and 4-8 (c), the silicon 
region between local BOX regions is heavily doped. This region lowers the 
potential under the channel and strongly pulls up the saddle point to the GOX/SOI 
interface even when TSOI changes from 10 nm to 20 nm. As a result, current flows 
in HDSBI MOSFETs are always formed at the GOX/SOI interface, and SS is 







Fig. 4-7 Potential distribution and current flow lines when LG = 40 (nm) and TSOI 
= 15 (nm) for (a) SOI MOSFETs, (b) SBI MOSFETs and (c) HDSBI MOSFETs. 
The current flows between drain and source are indicated by solid black lines, 
potential contour lines are indicated by solid gray lines, and the saddle points of 


















































Fig. 4-8 Potential distribution and current flow lines when LG = 40 (nm) and TSOI 
= 20 (nm) for (a) SOI MOSFETs, (b) SBI MOSFETs and (c) HDSBI MOSFETs. 
The current flows between drain and source are indicated by solid black lines, 
potential contour lines are indicated by solid gray lines, and the saddle points of 
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4.4 Suppression of Self-heating effect 
 
In addition to subthreshold characteristics, thermal characteristics are also 
calculated to examine SHEs in MOSFETs. The I-V characteristics and lattice 
temperatures in SOI MOSFETs are shown in Fig. 4-9 (a) when LG = 40 nm, TSOI 
= 20 nm and VG are applied from VTH + 0.0 V to VTH + 2.0 V in 0.5 V steps, and 
the same characteristics in HDSBI MOSFETs are also shown in Fig. 4-9 (b). The 
heavily doped acceptors are introduced to the SBI region in the HDSBI 
MOSFETs. Figure 4-9 plots IDS with thermal effect and impact ionization using 
solid lines, IDS without these effects using dotted lines, and maximum lattice 
temperatures using dashed lines. HDSBI MOSFETs have a disadvantage 
compared to SOI MOSFETs in that their saturation current is lower. However, 
they can keep lattice temperature lower than SOI MOSFETs, which suppresses 
the fluctuation of electrical characteristics caused by transient lattice temperatures 
between the on and off states. The results for SOI MOSFETs shown in Fig. 4-9 
(a) indicate that the maximum lattice temperature rises with increased drain 
voltage, reaching roughly 440 K when VG = VTH + 2.0 V and VDS = 2.0 V, and 
then IDS is degraded by the SHE as the lattice temperature rises. Meanwhile, in 
HDSBI MOSFETs, as shown in Fig. 4-9 (b), the maximum lattice temperature is 
kept lower than in SOI MOSFETs, becoming roughly 360 K when VG = VTH + 
2.0 V and VDS = 2.0 V. The SHE is contained, and degradation of IDS is 
suppressed efficiently by maintaining low temperatures because the heat 
generated in the top silicon layers can easily pass through the additional silicon 

















Fig. 4-9 Drain current (IDS) and maximum lattice temperature (TLMAX) as a 
function of drain voltage (VDS) at TSOI with 20 (nm) and LG = 70 (nm) for (a) SOI 
MOSFETs and (b) HDSBI MOSFETs. Gate voltage (VG) is applied from VTH + 
0.0 (V) to VTH + 2.0 (V) at 0.5 (V) per step. 
 
  







































































The lattice temperature distribution and the corresponding contour lines of 
SOI and HDSBI MOSFETs are shown in Fig. 4-10, and these results confirm the 
suppression of lattice temperature in HDSBI MOSFETs. Figure 4-10 (a) shows 
that the contour lines in the BOX region in SOI MOSFETs are narrowly spaced, 
which indicates that thermal resistance between the SOI layers in the BOX and Si 
substrate regions is high, and as a result, heat is accumulated in the SOI layers. In 
contrast, Fig. 4-10 (b) shows that the contour lines in silicon regions between 
local BOX regions in HDSBI MOSFETs are widely spaced, which indicates that 
thermal resistance between the SOI layers and Si substrate regions becomes lower, 
and consequently, the heat in the SOI layers spreads into the Si substrate regions 
more easily than in SOI MOSFETs. These results demonstrate that the HDSBI 
structure can suppress temperature rises in operating MOSFETs by reducing the 





Fig. 4-10 Thermal distribution when LG = 70 (nm), VDS = 2.0 (V) and VG = VTH + 
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4.5 Suppression of Kink Effect 
 
Similar to the suppression of the temperature by the local BOX MOSFETs, 
suppression of excess holes due to the kink effect in the SOI layer is also expected 
in the local BOX MOSFETs. To examine the extraction of accumlated holes, the 
amount of holes in the body region and extra kink current for the SOI, the SBI 
and the HDSBI MOSFETs are calculated. In this calculation, the traps are 
assumed to be introduced to the SBI regions. Actually, the carrier recombination 
rates in the regions are set to 10-5 cm-3/s. Fig. 4-11 (a) shows the integrated 
amount of holes in body regions when VD = 5.0 V, and Fig. 4-11 (b) shows the 
extra current due to the kink effect. The kink current is extracted by the 
differences between IDS when VDS = 5.0 V (in the break down region) and IDS 
when VDS = 2.0 V (in the saturation region). In Fig. 4-11 (a), the amount of holes 
in the SBI MOSFETs is almost half of that in the SOI MOSFETs, and the amount 
in the HDSBI MOSFETs is extremely lower than that in the SBI MOSFETs. In 
Fig. 4-11 (b), the kink current in the SBI MOSFETs is almost the same as that in 
SOI MOSFETs, and in contrast to this, the current in the HDSBI MOSFETs is 
also extremely lower than that in SBI MOSFETs. 
These differences of behaviors are explained by differences how easily the 
holes are extracted out of the body region in each MOSFET. In the SOI 
MOSFETs the impact-ionized holes are accumulated in the body region due to 
prevention of diffusion by the BOX layer, and the amount of the holes and the 
resultant kink current are increased. In the SBI MOSFETs the impact-ionized 
holes are extracted from the body to the substrate through the SBI regions, and the 
amount of holes becomes lower than that in the SOI MOSFETs. Nevertheless, this 
extraction is not sufficient to suppress the kink effect, and the resultant kink 
current is almost the same as that in the SOI MOSFETs. In contrast to this, in the 
HDSBI MOSFETs, the impact-ionized holes are suppressed efficiently due to the 
high recombination rate in heavily doped regions, and the resultant kink current is 
suppressed dramatically. 
The assumed traps in the heavily doped regions can be realized by 
implantation of silicon instead of the acceptors, which induces the crystalline 
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defect aggressively, and then they promote the carrier recombination in the 
regions. The recombination rates in the calculations are extremely lower than that 
reported in amorphous silicons [29], [30], and can be realized by introducing 












Fig. 4-11 (a) integrated hole amount in body region and (b) increased current due 
to kink effect for the SOI and the SBI and the HDSBI MOSFETs when LG = 70 
nm, TSOI = 20 nm and VG = VTH + 2.0 V. The carrier recombination rate in heavy 
doped regions of HDSBI MOSFETs are set to 10-5 cm-3/s.  
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The simulated results in this paper demonstrate that local BOX structures 
and additional SBI regions improve electrical and thermal characteristics of SOI 
MOSFETs: 1) local BOX structures suppress the increase of lattice temperature 
and the resultant degradation of IDS and are effective for suppressing SHEs, 2) 
additional SBI regions with heavily doped acceptors reduce SS effectively even in 
deca-nano gate regions and are effective for preventing SCEs, and 3) additional 
SBI regions with high recombination rate traps suppress the accumulation of 
holes in body regions and the resultant increase of kink current and are effective 
for suppressing kink effect. The HDSBI MOSFETs can customize their electrical 
characteristics by selecting the dopants in the heavily doped SBI regions. The 
dopants should be acceptors when focusing on the suppression of the SCEs, and 
they should be silicon when focusing on the suppression of the kink effect that 
induces the latch up. Consequently, the HDSBI MOSFETs are suitable for the 
applications such as multi-purpose system-on-chip (SoC) on which both 





I proposed HDSBI MOSFETs to improve the electrical characteristics in 
local BOX MOSFETs by using simple structures that combine local BOX with 
additional doped regions. The advantages of HDSBI MOSFETs over SOI 
MOSFETs were clarified by simulating their electrical and thermal characteristics, 
and the mechanism behind them was elucidated. The results demonstrate that 
HDSBI MOSFETs suppress SHEs by local BOX structures, they suppress SCEs 
sufficiently by additional SBI regions with heavily-doped acceptors, and they 
suppress kink effect by additional SBI regions with high recombination rate traps. 
HDSBI MOSFETs will be optimal for use in the multi-purpose SoC applications. 
In addition to the proposed HDSBI MOSFETs that have heavily doped 
region between local BOX regions, SOI MOSFETs with additional counter doped 
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Chapter 5. Suppression of Drain-induced Barrier 
Lowering in Silicon-on-insulator MOSFETs 








In the previous chapter, I proposed local buried-oxide (BOX) MOSFETs 
with heavily doped regions between local BOX regions, and in this chapter, I 
propose another types MOSFETs which have L-shaped counter doped regions in 
the source and drain regions. 
Silicon-on-insulator (SOI) MOSFETs are highly advantageous in low-power, 
high-speed device application because they have low parasitic capacitance and 
provide outstanding subthreshold slope (SS) properties as long-channel devices 
[1]. However, the SS becomes remarkably degraded when the gate length 
decreases [2]. A favorable approach to addressing this short-channel effect (SCE) 
in SOI MOSFETs is to increase the channel dopant concentration [3], but this 
degrades carrier mobility due to Coulomb scattering [4]. More feasible 
approaches have also been proposed, including the adoption of retrograde 
channels [5, 6], a SiGe source/drain structure [7-9] and double-gate [10] or 
triple-gate [11] MOSFETs. 
The author’s group previously reported that SCEs in SOI MOSFETs are 
caused by drain-induced barrier lowering (DIBL) [12] at the SOI/BOX interface 
as a result of electric field penetration through the BOX layer from the drain 
region [13]. An effective way of suppressing DIBL is to reduce electric field 
penetration from this region to the SOI/BOX interface through the BOX layer.  
A number of methods have been proposed to reduce DIBL induced by such 
penetration. These can be classified into the three approaches of improving the 
BOX layer, improving the SOI layer, and improving the substrate layer. First of 
all, a simple way to improve the BOX layer is to make it thinner, which in turn 
thins the pathway of the drain electric field [14, 15]. However, this increases BOX 
capacitance [16] and degrades the SS in long-channel fully depleted (FD) SOI 
MOSFETs. Changing the BOX material is also an effective way of reducing 
DIBL [17, 18]. In this method, the material is replaced with 
low-electric-permittivity materials other than Si that reduce drain electric field 
penetration through the BOX layer. However, thinning the SOI layer enhances the 
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influence of trap states at the SOI/BOX interface [19, 20]. In addition, thin SOI 
layers are not desirable for some applications (e.g., certain system-on-chip (SoC) 
systems integrated with power devices requiring high-drive current). Moreover, 
thin SOI layers limit the integration of ESD protection, and to overcome this 
limitation, countermeasures such as application of the hybrid SOI/bulk integration 
technique [21] are required. The use of a retrograde channel in the bulk is a 
well-known method of reducing SCEs [5, 6] because it can suppress DIBL, and 
the results of this study indicated that a retrograde area at the bottom of the SOI 
layer also serves to shield the BOX layer from penetration by the drain electric 
field. However, this retrograde channel shielding effect in SOI structures has not 
yet been investigated sufficiently. Finally, the back-biasing technique (in which a 
negative bias is applied to the substrate [22]) makes the drain electric field 
terminate at the back-biased substrate rather than in the body region. However, 
this approach requires an additional voltage supply for back-bias application, and 
it is also difficult to apply partially different back-bias voltages (negative for 
n-type MOSFETs or positive for p-type MOSFETs) to the wells under the BOX 
layer in CMOS circuits. 
The techniques outlined above are based on substrate engineering methods 
that improve BOX layers, SOI layers and substrate layers. In this paper, I propose 
a technique based on source/drain engineering for efficient reduction of drain 
electric field penetration through the BOX layer for low-operating-power devices. 
 
 
5.2 Device Structures and Simulation Method 
 
Figure 5-1 shows the proposed and conventional n-channel SOI MOSFET 
structures. Fig. 5-1 (a) shows a cross-sectional view of the conventional type, 
whose source and drain regions are doped uniformly. In these simulations, the 
acceptor concentration NA in the SOI layer and in the Si substrate was fixed at 
1016 cm-3. The source and drain regions were doped with a donor concentration of 
1020 cm-3 (a value widely used for MOSFETs [23]), and a Gaussian function was 
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used to describe the dopant diffusion profile at the source and drain edges. The 
gate oxide thickness TGOX, the SOI layer thickness TSOI and the retrograde doping 
region thickness TRETRO were 1.3 nm, 20 nm and 10 nm, respectively, and SiO2 
was selected as the gate oxide material. The device parameters used in the 
simulations are summarized in Table 5-1. Fig. 5-1 (b) shows the retrograde 
channel SOI MOSFET [5, 6]. The acceptor concentration in the additional 
retrograde region NRETRO was set as 1018 cm-3 (a value commonly used for 
retrograde channels of short-channel MOSFETs [23]). The purposes of the 
retrograde channel are to reduce SCEs by minimizing the increase of channel 
dopant concentration and to allow investigation of the channel’s effects and 
limitations over those of other MOSFETs. Finally, two novel-structure types 
(referred to here as “L-shaped counter-doped source (LCS)” and “L-shaped 
counter-doped source and drain (LCSD)”) are shown in Figs. 5-1 (c) and (d), 
respectively. These MOSFETs have additional p++ counter-doped L-shaped 
regions; in the LCS structure, this region is formed only under the n+ source 
region as shown in Fig. 5-1 (c), and in the LCSD structure, such regions are 
formed both under the n+ source region and under the n+ drain region as shown in 
Fig. 5-1 (d). Here, the design dopant density of the additional L-shaped p++ 






Fig. 5-1.  Schematic cross-sectional views of (a) SOI, (b) retrograde SOI, (c) 
LCS and (d) LCSD MOSFETs  
 
 








































(c) LCS (d) LCSD
Gate length
Source/drain length
Spacer length between source/drain and gate
Contact length in additional doping regions






Acceptor density in channel/substrate regions
Donor density in source/drain regions
Acceptor density in retrograde and halo region
Acceptor density in additional regions
















One role of the L-shaped region under the n+ source region is to suppress 
DIBL at the SOI/BOX interface without the need to make the SOI or BOX layer 
thinner or replace the silicon and silicon dioxide. In conventional SOI MOSFETs, 
the drain electric field easily penetrates the BOX layer and causes DIBL near the 
source [13]. However, the electric potential near the source edge at the SOI/BOX 
interface is lowered by the L-shaped p++ region, meaning that the drain electric 
field does not reach the body region (the neutral SOI layer of the BOX layer). 
This mechanism for preventing DIBL by lowering the potential under the source 
and drain is similar to that seen in ground plane structures [24] or to the effect of 
applying negative substrate bias in conventional SOI MOSFETs [22]. However, 
with this approach, no additional structure is needed for the use of an additional 
negative power supply, which represents an advantage over the substrate bias 
method. The use of an L-shaped region also reduces the breakdown voltage [25, 
26] induced by excess carrier capacity generated as a result of impact ionization 
[27], which is another role of such regions. L-shaped regions are expected to 
enable the extraction of holes generated by impact ionization that accumulate in 
the body region, as seen in source-tie [28] and linked-body devices [29]. However, 
the L-shaped region in LCS and LCSD structures is formed parallel to the body 
region in the width direction, and offers the advantage of lower body resistance to 
the source electrode even with wider MOSFETs. The L-shaped region allows 
more effective hole extraction than that seen with source-tied or linked-body 
devices. 
In the LCSD structure, the L-shaped p++ area under the drain region shields 
the BOX layer from drain electric field penetration and reduces DIBL at the 
SOI/BOX interface. The L-shaped areas under the drain and source regions also 
enhance the barrier height on both sides of the body region at the SOI/BOX 
interface, providing the advantage of moving current flow in the subthreshold 
region away from this interface to prevent trap states from inducing subthreshold 
slope (SS) degradation and enhancing 1/f noise [19, 20, 30]. The drain electrode is 
not connected to the L-shaped region in order to prevent penetration current 
flowing from the drain to the source by passing through the p-type doped regions. 
Consequently, the L-shaped region in the drain floats in the LCSD structure. 
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These LCS and LCSD structures require source/drain stacking of n+ and p++ 
regions in thin-body SOI regions, which leads to difficulties with SOI thickness 
scaling due to the sheet resistance of n+ regions or shallow junctions. However, 
this situation can be improved using popular structures known as elevated sources 
and drains to reduce sheet resistance [16] or through the development of shallow 
junction techniques such as plasma doping [31] or spike rapid thermal annealing 
[32]. 
Advantages offered by LCS and LCSD MOSFETs over conventional SOI 
MOSFETs in terms of electrical characteristics were verified using Synopsys 
Sentaurus TCAD (Technology Computer Aided Design) [33] in consideration of a 
hydrodynamic model [34] for energy transport and lattice temperature, the Hurkx 
model [35] for band-to-band tunneling, the Van Overstraeten-de Man model [36] 
for impact ionization, and Fermi statistics for carrier densities. Mobility models 
were also considered for surface scattering, the temperature dependence, impurity 
scattering, carrier-carrier scattering and high-field saturation [37, 38].  
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5.3 Results and Discussion 
 
Figures 5-2 and 5-3 highlight typical drain current ID-gate voltage VGS 
characteristics of MOSFETs with LG of 200 nm and 30 nm, respectively. It can be 
seen that the SS in conventional and retrograde-channel SOI MOSFETs increases 
by 453 and 408 mV/dec, respectively, when LG decreases from 200 nm to 30 nm, 
and this increment is induced by serious leakage current. Conversely, the SS 
increases by only 47 and 24 mV/dec with LCS and LCSD MOSFETs, 
respectively, when LG decreases from 200 nm to 30 nm. This indicates that the 
enhancement of diffusion current in the subthreshold region by SCEs is 
suppressed effectively by both structures. In addition, the figures also demonstrate 
that LCSD MOSFETs exhibit band-to-band tunneling-induced leakage current at 
the step p-n junction in the drain region, which can be observed from plot 
differences in consideration of situations with and without band-to-band tunneling. 
Consequently, as shown in Fig. 5-2 when LG = 200 nm, SCEs are suppressed even 
in SOI and retrograde SOI structures, and their diffusion currents in the 
subthreshold region become lower than the band-to-band tunneling current in 
LCSD MOSFETs, which is approximately 1 nA/µm and is much lower than that 
in the ITRS roadmap. The technical limit for leakage current is 5 nA/µm in 





Fig. 5-2.  ID-VGS characteristics and SS of SOI, retrograde SOI, LCS and LCSD 




Fig. 5-3.  ID-VGS characteristics and SS of SOI, retrograde SOI, LCS and LCSD 
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To clarify drain current behavior in each type of SOI MOSFET, Figs. 5-4 (a), 
(b), (c) and (d) show equipotential contours in conventional, retrograde-channel, 
LCS and LCSD types, respectively, with an LG of 30 nm. VDS is 0.9 (V), and VGS 
is set as the threshold voltage VTH for each type of MOSFET. The threshold 
voltage is defined using the constant-current method, and the threshold current is 
set to ITH = 10 µA. Electrical force is shown by solid lines for the BOX layer, and 
current flow is illustrated by dashed lines for the SOI layer. In Fig. 5-4 (a), the 
part of the drain electric field that penetrates the BOX layer is terminated by the 
SOI/BOX interface on the body region as indicated by the arrows, and induces 
DIBL at the SOI/BOX interface. Consequently, a drain current flows near this 
interface, and cannot be controlled efficiently by the gate. In Fig. 5-4 (b), the 
uncontrollable current is reduced slightly through the suppression of barrier 
lowering on the SOI/BOX interface in the retrograde channel. This is because 
retrograde doping enhances built-in potential at the interface. Conversely, in Fig. 
5-4 (c), the termination of the drain electric field in the body region on the 
SOI/BOX interface is suppressed, and the field hardly reaches the body region. 
Most of the current does not flow around the interface, which has high-density 
carrier trap states, and the negative effects of these trap states are avoided. In Fig. 
5-4 (d), the p++ area in the drain region provides shielding from the drain electric 
field, and no current flows around the SOI/BOX interface. In conclusion, these 
LCS and LCSD MOSFETs move the current flow from the SOI/BOX interface to 















Fig. 5-4 Cross-sectional views of potential distribution, electric force and current 
flow when a threshold voltage is applied to the gate with values of LG = 30 nm 
and VDS = 0.9 V for (a) SOI, (b) retrograde SOI, (c) LCS and (d) LCSD 
MOSFETs. Potential is indicated by colors, electrical force is shown by solid lines 




DIBL along the current flow can be seen from the barrier height distribution 
along the channel, as observed in the cross-sectional profile of conduction band 
edge energy shown in Fig. 5-5. This figure presents the profiles seen along the 
GOX/SOI interface line, along the centerline between the GOX/SOI interface and 
the SOI/BOX interface, and along the SOI/BOX interface line, when VDS is set to 
0.05 V and 0.90 V. VGS is set as the threshold voltage when ITH = 10 µA and VDS 
= 0.05 V. In Fig. 5-5 (a), the barrier height along the SOI/BOX interface becomes 
the lowest of those along the three lines because the electric field penetrating the 
BOX layer lowers the barrier height around it, and this lowering effect is 
enhanced when VD changes from 0.05 V to 0.90 V. Consequently, the DIBL 
between VDS = 0.90 V and VDS = 0.05 V becomes 0.120 eV. Fig. 5-5 (b) shows 
that the same tendency is observed in retrograde SOI MOSFETs, and that the 
DIBL becomes 0.127 eV. However, in Fig. 5-5 (c), the lower part of the source 
region is heavily doped with p++, and the barrier height is increased. Consequently, 
the barrier is the lowest along the GOX/SOI interface and DIBL is reduced 
efficiently, with the value falling to 0.043 eV. Fig. 5-5 (d) shows a p++ area in the 
lower part of the drain region added to that of Fig. 5-5 (c). This increases the 
barrier height remarkably, and the DIBL is reduced to 0.026 eV. These results 
indicate that LCS and LCSD MOSFETs change the characteristics of current flow 










Fig. 5-5 Cross-sectional distribution of conduction band edge energy in the 
GOX/SOI interface and at the center of the SOI and SOI/BOX interface when a 
threshold voltage is applied to the gate with values of VDS = 0.05 and 0.90 V for 
(a) SOI, (b) retrograde SOI, (c) LCS and (d) LCSD MOSFETs. The differences in 
maximum conduction band edge energy between VDS = 0.05 V and 0.90 V in the 
lowest profile of the body region are shown as DIBL.  
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The suppression of barrier height lowering shown Fig. 5-5 affects the ID-VGS 
characteristics and the DIBL and SS used to examine SCE suppression induced by 
barrier-height lowering. Fig. 5-6 shows DIBL versus LG (20 nm – 400 nm), and 
Fig. 5-7 shows SS versus LG for each device. DIBL in Fig. 5-6 is determined from 
the threshold voltage shift, and is defined as (VTLIN – VTSAT) / (VDSSAT – VDSLIN), 
where VTLIN and VTSAT are the threshold voltages for VDS = VDSLIN and VDSSAT, 
respectively. VDSLIN and VDSSAT are set as 0.05 V and 0.90 V, respectively. The 
threshold voltage is defined as that shown in Fig. 5-4, and the VDS in Fig. 5-7 is 
set to 0.90 V. In the results of Figs. 5-6 and 5-7, the proposed devices and 
conventional doped thick SOI/fully depleted thin SOI devices are compared. For 
this comparison, two typical MOSFETs were chosen from among such 
conventional devices. One was a doped thick SOI device in which the SOI layer 
was 20 nm thick and halo-doped with retrograde a channel, and the other was a 
fully depleted thin SOI device in which the SOI layer was 10 nm or 5 nm thick. 
The figures show that LCS and LCSD MOSFETs reduce DIBL and SS effectively 
even when LG reaches a decanano scale; DIBL in LCSD MOSFETs is less than 
100 mV/V even when LG becomes 30 nm, and SS in LCSD MOSFETs never 
exceeds 100 mV/dec even when LG is reduced to 30 nm. The two figures also 
show that LCS and LCSD MOSFETs with TSOI of 20 nm suppress SCEs more 
efficiently than doped thick SOI MOSFETs involving retrograded and halo-doped 
regions with TSOI of 20 nm, and that they generally suppress SCEs as efficiently 













In addition to suppressing DIBL, LCS and LCSD MOSFETs also reduce 
breakdown voltage. Fig. 5-8 shows the characteristics of IDS versus VDS for these 
MOSFETs when LG = 150 nm. This LG is selected to be long enough to prevent 
SCEs, and VGS is adjusted so that IDS becomes 0.5 µA/µm when VDS = 0.9 V. 
These results show that the drain current of SOI and retrograde SOI MOSFETs 
increases rapidly when VDS exceeds 4 V, while in LCS and LCSD MOSFETs, the 
drain current increment is reduced more effectively than in SOI and retrograde 
SOI MOSFETs, and their slopes become gentler. This breakdown voltage 
reduction in LCS and LCSD MOSFETs is induced by the extraction of excess 
carriers, which are generated by impact ionization in the body region, through the 






Fig. 5-8 Drain voltage VDS dependence of drain current IDS.  
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5.4 Proposed Fabrication Process 
 
One process for fabricating LCS and LCSD structures involves the epitaxial 
growth technique, which is widely used in nano-scaled semiconductor devices 
and can produce outstanding step doping profiles [23]. Although the approach 
induces defects along interfaces in the epitaxial grown region, these defects are 
considered negligible in the proposed devices because the advantages of 
MOSFETs with interfaces between the epitaxial growth source/drain and channels 
have been confirmed based on device simulations without consideration of defects 
[40, 41]. Fig. 5-9 shows the proposed process flows for n-type LCS and LCSD 
MOSFETs. 
In the LCSD MOSFET (Fig. 5-9 (a)), shallow trench isolation (STI) and 
retrograde p+ regions are formed, and the gate structure is then created using 
conventional MOS processes as shown in Fig. 5-9 (a-1). Acceptors are implanted 
heavily in the source and drain regions to form future L-shaped p++ areas as 
shown in Fig. 5-9 (a-2). After implantation, mask layer materials such as Si3N4 
are deposited and etched out around the gate structure to expose the p++ regions as 
shown in Fig. 5-9 (a-3). The non-masked p++ regions are removed via selective 
reactive ion etching (RIE) as shown in Fig. 5-9 (a-4). Si is epitaxially grown with 
high-density donors in the exposed Si regions, and n++ areas are formed as shown 
in Fig. 5-9 (a-5). Once the mask layer is removed, the mask is deposited again and 
etched in the area where the silicide will be formed while maintaining a clearance 
of LGAP as shown in Fig. 5-9 (a-6) (LGAP and LADD are as defined in Fig. 1). 
Metals such as Ni are deposited over the whole area, and are silicided selectively 
at Si/metal interfaces. The unreacted metal and mask layers are removed, and the 
final device structures are formed as shown in Fig. 5-9 (a-7). 
At first glance, the drain silicide length of the LCSD MOSFET in Fig. 5-9 
(a-7) appears insufficient due to the allocation of LGAP and LADD, and it seems 
difficult to maintain the device area while keeping the contact resistance low. 
However, as the p++ region in the drain area does not need to be in contact with an 
electrode, LADD in the drain can be minimized with LADD and LGAP set to zero. As 
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a consequence, the drain silicide can be extended to the length of the source, 
which makes it symmetric with that of the source, and thus the process can be 
simplified. As shown in Fig. 5-9 (b), the symmetric silicide LCSD MOSFET 
fabrication process is similar to that for asymmetric LCSD until the implantation 
processes of p++ regions as shown in Fig. 5-9 (b-1, b-2). After this process, the 
mask layer is deposited and etched out around the gate structure in the source 
region and on the whole drain region as shown in Fig. 5-9 (b-3). The non-masked 
p++ regions are removed via RIE as shown in Fig. 5-9 (b-4), and the n++ regions 
are epitaxially grown in the exposed Si regions as shown in Fig. 5-9 (b-5). The 
mask layer is removed, and the metal layer is deposited and silicided selectively at 
the Si/metal interfaces. Eventually, unreacted metal and mask layers are removed, 
and the final device structure is formed as shown in Fig. 5-9 (b-6). 
The LCS MOSFET fabrication process is also shown in Fig. 5-9 (c). The 
formation of STI, retrograde p+ and gate structures are the same as those for 
LCSD as shown in Fig. 5-9 (c-1). The mask layer is deposited and etched out on 
the drain region, and the donors are implanted to the exposed Si region as shown 
in Fig. 5-9 (c-2). Once the mask layer is removed, the source region becomes p++ 
based on the same implantation technique as in the drain region as shown in Fig. 
5-9 (c-3). The mask layer is deposited and etched out around the gate structure in 
the source region as shown in Fig. 5-9 (c-4), and the non-masked p++ region is 
removed via RIE as shown in Fig. 5-9 (c-5). The n++ areas are epitaxially grown at 
the exposed Si regions as shown in Fig. 5-9 (c-6). The mask layer is removed, and 
the metal is deposited and silicided. After removal of the metal, the final structure 





Fig. 5-9 LCS and LCSD MOSFET process flows.  
(a) LCSD (asymmetric silicide) (b) LCSD (symmetric silicide)

































The device simulations demonstrated that LCS and LCSD MOSFETs with 
additional L-shaped counter-doped regions in the source region and/or drain 
region of SOI MOSFETs are effective in reducing DIBL along the current flow 
and the resultant leakage current. Consequently, these devices suppress SCEs 
adequately even for gate lengths as small as 30 nm. The simulations also showed 
that the LCS and LCSD MOSFET types also reduce breakdown voltage more 
efficiently. Consequently, these LCS and LCSD types can be seen as suitable 
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Chapter 6. Conclusions  
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In this thesis, I discussed the disadvantages of SOI MOSFETs, focusing on 
DIBL via BOX layers, and to overcome the disadvantages, I designed new 
nano-scale MOSFET device structures. These achievements are concluded as 
below. 
First of all, in Chapter 2, I characterize DIBL via BOX layers, which 
degrades electrical characteristics of SOI MOSFETs and increases their SS. I 
visualized the electric flux from the drain to the body region via BOX layers using 
stream functions, and evaluated the amount of the flux quantitatively for the first 
time. I demonstrated the dependence of the electric flux on the kBOX and TBOX, 
and I confirmed that the SS in short channel SOI MOSFETs was determined 
mainly by electric flux in the BOX layers. I also confirmed this relationship 
validity in SOI MOSFETs with GP structures, and I concluded the demonstrated 
relationship will be useful in design of nano-scale SOI MOSFETs. 
In Chapter 3, I modeled the amount of electric flux passing from the drain to 
the body via the BOX layers in the subthreshold region of GP SOI MOSFETs 
using conformal mapping techniques. To confirm the validity of the derived 
model, I examined the dependences of the flux amount on kBOX, TBOX, TSOI and 
LG by using the model, comparing the dependences estimated from the model 
with those obtained from device simulations, and demonstrated that they have 
good agreements with each other. Accordingly, I conclude that the model is valid, 
and it will be useful in design of SOI MOSFETs and other advanced MOSFETs. 
In Chapter 4, I proposed HDSBI MOSFETs to reduce SCEs and kink effect 
in local BOX MOSFETs by using simple structures that combine local BOX 
regions with additional doped regions. HDSBI MOSFETs have heavily doped 
regions between local BOX regions, in which acceptors or traps are introduced. I 
simulated electrical characteristics, and demonstrated that they can suppress the 
SCEs and the kink effect, as well as the SHE, which is suppressed by 
conventional local BOX MOSFETs. I elucidated how the additional doped 
regions in HDSBI MOSFETs suppress the SCEs and the kink effect, and I 
concluded that HDSBI MOSFETs are suitable for applications, such as 
multi-purpose system-on-chip on which both short-channel logic circuits and high 
drive current circuits are integrated. 
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In Chapter 5, to reduce DIBL through the BOX layer, I proposed novel types 
of MOSFETs featuring additional L-shaped counter-doped areas in the source 
and/or drain regions of SOI MOSFETs. The L-shaped region in the drain area 
shields the BOX layer from penetration by the drain electric field, thereby 
reducing DIBL in the body region. I simulated electrical characteristics of the 
novel MOSFETs, and demonstrated that they suppress DIBL more remarkably 
and SS performance in short-channel regions than in conventional SOI MOSFETs. 
In addition to this suppression, the novel MOSFETs suppress breakdown voltage 
more effectively than conventional SOI MOSFETs. 
Finally, I concluded that the proposed devices will contribute to the scaling 
of SOI MOSFETs in ultra-large-scale integration (ULSI) circuits. This 
dissertation elucidates disadvantages due to BOX layers in SOI MOSFETs and 
proposes new structures of nano-scale SOI MOSFETs. The findings of this study 
will be useful in design of advanced nano-scale MOSFETs fabricated on SOQ, 
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Appendix – TCAD Sentaurus 
 
The Sentaurus is a suite of TCAD tools [1], which simulates the fabrication, 
operation, and reliability of semiconductor devices. The Sentaurus simulators use 
physical models to represent the wafer fabrication steps and device operation, 
thereby allowing the exploration and optimization of new semiconductor devices. 
The device simulations in this thesis are mainly performed by one of the 
module of the Sentaurus named Sentaurus Device [2]. The Sentaurus Device is an 
advanced 1D, 2D and 3D device simulator capable of simulating the electrical, 
thermal, and optical characteristics of silicon and compound semiconductor 
devices. In particular, the following models and equations are often considered 
during the device simulations; Hydrodynamic model [3] for energy transport and 
lattice temperature, Density gradient model [4], [5] for quantum effects, Schenk 
model [6] for band-to-band tunneling, Van Overstraeten-de Man model [7] for 
impact ionization, and Fermi statistics for carrier densities. In this thesis, mobility 
models for surface scattering, temperature dependence, impurity scattering, 
carrier-carrier scattering and high field saturation are also considered. The 
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